heyyyyyy.
-
@niconiconi beautiful
-
I think my favorite one is just
PCIe Stop & Scream Support [Disable]@whitequark i like the fact that when i google that, the search results contain a bunch of references, some manual entries, but apparently no explanations anywhere.
oxide was right to remove the bios root and branch
-
if you want this motherboard, it is unbelievably easy. it's on sale for 30€, including the Xeon CPU it needs: https://www.aliexpress.com/item/1005008826220177.html
note that it is made to a price point and it is barebones: it has no USB3, for example. but on the flipside, you can split its PCIe x16 graphics port four ways and connect six PCIe Gen3 NVMe drives to it (plus some SATA)
i found an explanation (or what passes for an explanation) for the PCIe Stop & Scream option
what the fuck does this mean? ask someone smarter than I am
-
i found an explanation (or what passes for an explanation) for the PCIe Stop & Scream option
what the fuck does this mean? ask someone smarter than I am
please also enjoy this beautiful enumeration
- Smart Auto
- Auto
- Enabled
- Disabled
- Manual
i don't know where to begin. would "Enabled" or "Disabled" not imply "Manual"? what the fuck is the difference between "Auto" and "Smart Auto"??
-
please also enjoy this beautiful enumeration
- Smart Auto
- Auto
- Enabled
- Disabled
- Manual
i don't know where to begin. would "Enabled" or "Disabled" not imply "Manual"? what the fuck is the difference between "Auto" and "Smart Auto"??
@whitequark fuck yeah american megatrends
-
please also enjoy this beautiful enumeration
- Smart Auto
- Auto
- Enabled
- Disabled
- Manual
i don't know where to begin. would "Enabled" or "Disabled" not imply "Manual"? what the fuck is the difference between "Auto" and "Smart Auto"??
why do they call it PCIe Stop & Scream when you enabled DS packet on DMI in with the EP bit set of out in their UT bit set -
if you want this motherboard, it is unbelievably easy. it's on sale for 30€, including the Xeon CPU it needs: https://www.aliexpress.com/item/1005008826220177.html
note that it is made to a price point and it is barebones: it has no USB3, for example. but on the flipside, you can split its PCIe x16 graphics port four ways and connect six PCIe Gen3 NVMe drives to it (plus some SATA)
@whitequark i was going to ask "how" regarding the splitting, but the AliExpress search results for "pcie riser x4x4x4x4" speak for themselves
-
@whitequark i was going to ask "how" regarding the splitting, but the AliExpress search results for "pcie riser x4x4x4x4" speak for themselves
@jn hell yeah baybee
-
please also enjoy this beautiful enumeration
- Smart Auto
- Auto
- Enabled
- Disabled
- Manual
i don't know where to begin. would "Enabled" or "Disabled" not imply "Manual"? what the fuck is the difference between "Auto" and "Smart Auto"??
@whitequark this motherboard is a piece of modern art
-
why do they call it PCIe Stop & Scream when you enabled DS packet on DMI in with the EP bit set of out in their UT bit set
@whitequark w-what
-
please also enjoy this beautiful enumeration
- Smart Auto
- Auto
- Enabled
- Disabled
- Manual
i don't know where to begin. would "Enabled" or "Disabled" not imply "Manual"? what the fuck is the difference between "Auto" and "Smart Auto"??
@whitequark dumb auto, obviously
-
@whitequark dumb auto, obviously
@whitequark (i have no idea)
-
i found an explanation (or what passes for an explanation) for the PCIe Stop & Scream option
what the fuck does this mean? ask someone smarter than I am
@whitequark Isn't that this song by OneRepublic?
-
@whitequark I should start a conspiracy theory that spread spectrum clocking and memory scrambling are evil attempts to decrease your performance by intel, and use this board to "prove" it
@artemist @whitequark need to try this along with gps disciplining the CPU clock like i did on a pi
-
@whitequark yeah i found this after and tbh it doesn't clear much up lol
-
@niconiconi @whitequark but that's Broadwell, just one generation before Skylake, surely its IPC is not _that_ low?
And the one they're giving out isn't even low-end, but 10-core. -
i found an explanation (or what passes for an explanation) for the PCIe Stop & Scream option
what the fuck does this mean? ask someone smarter than I am
@whitequark The explanation in a random Intel chipset doc I found isn't that much better:
https://www.intel.com/content/dam/doc/datasheet/x58-express-chipset-datasheet.pdf
--
PCIe/DMI “Stop and Scream”
...per PCIe port
...disallow sending of poisoned data onto PCIe and instead convert disable the PCIe port that was the target of poisoned data
...there have been PCIe/DMI devices that have ignored the poison bit, and committed the data which can corrupt the I/O device
--So, disable PCIe port on error, instead of tagging data as poisoned. Nice name.
-
@whitequark The explanation in a random Intel chipset doc I found isn't that much better:
https://www.intel.com/content/dam/doc/datasheet/x58-express-chipset-datasheet.pdf
--
PCIe/DMI “Stop and Scream”
...per PCIe port
...disallow sending of poisoned data onto PCIe and instead convert disable the PCIe port that was the target of poisoned data
...there have been PCIe/DMI devices that have ignored the poison bit, and committed the data which can corrupt the I/O device
--So, disable PCIe port on error, instead of tagging data as poisoned. Nice name.
@jripley oh this makes sense!
-
@jripley oh this makes sense!
@whitequark I have yet to see an example of integrating PCIe, with data poisoning or not, where every edge case of error propagation can be safely accounted for. Presenting high-speed data buses directly to a CPU as addressable memory was a mistake (but we keep using PCIe nevertheless).
