Let's make a Pi Pico 2 powered video card.
-
Now I get to translate this hot mess into Verilog.
Yay.
the nice thing is i can just export things to GPIO pins, and then just look at the signal in the simulation and on my scope, and just visually check that they're doing the same thing
-
Translating my digital simulation into Verilog proceeds slowly. It's nice that I can copy and paste parts of the sim and export them to Verilog in isolation, then it's a a matter of simplifying things and making connections back to the main file.
I've got the font ROM in place and the chargen serializer. To test it, I hardcoded the font ROM's upper 8 address, then I AND the serializer output directly with the color switches.
What does that all mean? We have smiley faces!
@gloriouscow I realized I only understand about 1/8 of all the things you say here. But I'm 100% here for this content.
-
@gloriouscow I realized I only understand about 1/8 of all the things you say here. But I'm 100% here for this content.
@970uts1d3 that's fine, I understand less than 1/8 of what i post
-
@970uts1d3 that's fine, I understand less than 1/8 of what i post
-
@970uts1d3 that's fine, I understand less than 1/8 of what i post
-
the nice thing is i can just export things to GPIO pins, and then just look at the signal in the simulation and on my scope, and just visually check that they're doing the same thing
Good enough, ship it
-
Good enough, ship it
I made it worse
-
I made it worse
@gloriouscow Xilinx's old ISE tool had a 'schematic' mode where you could draw schematics and it would poop out HDL for that.
-
I made it worse
The final version should probably not do this
-
@gloriouscow Xilinx's old ISE tool had a 'schematic' mode where you could draw schematics and it would poop out HDL for that.
@ChuckMcManis digital can export your simulation to Verilog but it's quite ugly. I'm wanting to make something you can actually read that isn't just thirty chips tied together
-
I made it worse
@gloriouscow sometimes my headspace looks like this
-
@gloriouscow sometimes my headspace looks like this
@lucybarky col-arf-ul?
-
I made it worse
@gloriouscow That is gorgeous. I’d totally make a floor mat with that pattern. -
@lucybarky col-arf-ul?
@gloriouscow precisely.
-
The final version should probably not do this
I found a pretty decent way of checking my work against the digital simulation.
We can just run the card in a test harness in iVerilog, and export a CSV of signal states, so we can do a direct comparison against a CSV dumped from Digital.
This is a whole lot easier than using the oscilloscope lol.
-
I found a pretty decent way of checking my work against the digital simulation.
We can just run the card in a test harness in iVerilog, and export a CSV of signal states, so we can do a direct comparison against a CSV dumped from Digital.
This is a whole lot easier than using the oscilloscope lol.
Then you find yourself in the frustrating situation where all your signals match but your video card still emits tutti frutti.
-
Then you find yourself in the frustrating situation where all your signals match but your video card still emits tutti frutti.
solution: MOAR SIGNALS
-
solution: MOAR SIGNALS
It helps not to wire your DRAM address pins backwards.
Still major issues to iron out.
-
It helps not to wire your DRAM address pins backwards.
Still major issues to iron out.
@gloriouscow i love this sentence.
-
It helps not to wire your DRAM address pins backwards.
Still major issues to iron out.
We're getting there. Still have an issue with alignment of glyphs and attributes.
I'm not sure how, since my latch signals for characters and attributes match the simulation. But baffling bugs are the best kind of bugs.
