Tough day today debugging the flow of various OpenAccess files defining circuit schematics through antiquated tool-chains.
Uncategorized
1
Posts
1
Posters
0
Views
-
Tough day today debugging the flow of various OpenAccess files defining circuit schematics through antiquated tool-chains. New word in my vocabulary, VAMS Verilog for Analog / Mixed-Signal.
-
R relay@relay.infosec.exchange shared this topic